### SONA COLLEGE OF TECHNOLOGY, SALEM-5

(An Autonomous Institution)

M.E- VLSI Design

(Dept of ECE)

#### **CURRICULUM and SYLLABI**

[For students admitted in 2023-2024]

**PG** Regulations 2023

Approved by BOS and Academic Council meetings

#### Sona College of Technology, Salem (An Autonomous Institution)

Courses of Study for M.E/M.Tech. Semester I under Regulations 2023 (CBCS)

Branch: VLSI Design

S.No	Course Code	Course Title	L	Т	P	J	C	Category	Total Contact Hours	Course Type
	Theory Course	S								
1.	P23MAT101B	Graph Theory and Combinatorics	3	0	0	0	3	FC	45	Т
2.	P23VLD101	Advanced Digital System Design	3	1	0	0	4	PC	60	ТТ
3.	P23VLD102	CMOS Digital VLSI Design	3	0	0	0	3	PC	45	Т
4.	P23VLD103	Solid State Device Modeling and Simulation	3	0	0	0	3	PC	45	Т
5.	P23VLD104	VLSI Signal Processing	3	0	0	0	3	PC	45	Т
6.	P23GE101	Research Methodology and IPR	3	0	0	0	3	PC	45	Т
7.	P23GE702	Audit Course: Stress Management by Yoga	2	0	0	0	0	AC	30	Т
	Practical Cour	ses								
8.	P23VLD105	VLSI Design Laboratory	0	0	2	0	1	PC	30	L
			Total	Cred	lits		20			

Approved By

Chairperson, ECE BoS

Dr.R.S.Sabeenian

Member Secretary,

**Academic Council** 

Dr.R.Shivakumar

Dr.J.Akilandeswari

Chairperson, Academic Council & Principal Dr.S.R.R.Senthil Kumar

Dr. R.S. SABEENIAN, M.E., MBA., Ph.D., FIETL **Professor and Head of Department Electronics and Communication Engineering**, SONA COLLEGE OF TECHNOLOGY, Salem-636 005. Tamilnadu, India.

Copy to:-

HOD/ ECE, First Semester M.E.(VLSI Design) Students and Staff, COE

#### Sona College of Technology, Salem

#### (An Autonomous Institution)

## Courses of Study for M.E/M.Tech. Semester II under Regulations 2023 (CBCS) Branch: VLSI Design

S.No	Course Code	Course Title	L	Т	P	J	С	Category	Total Contact Hours	Course Type*
		Theor	y co	urse	es		Wc	20		
1.	P23VLD201	Low Power VLSI Design	2	0	0	2.	3	PC	60	TP
2.	P23VLD202	Embedded C++	3	0	0	0	3	PC	45	T
3.	P23VLD203	Design for Testability	2	0	0	2	3	PC	60	TP
4.	P23VLD504	Elective: CAD of VLSI Circuits	3	0	0	0	3	PC	45	T
5.	P23VLD505	Elective: Computer Architecture and Parallel processing	3	0	0	0	3	PC	45	Т
6.	P23VLD506	<b>Elective:</b> Image Analysis and Computer Vision	3	0	0	0	3	PC	45	T
7.	P23GE701	Audit Course – English for Research Paper Writing	2	0	0	0	0	AC	30	T
		Practic	al c	ours	es					
8.	P23VLD204	VLSI Design and Testing Laboratory	0	0	2	0	1	PC	30	L
9.	P23VLD205	Mini Project	0	0	0	2	1	PC	30	P
	4 2		To	otal	Cre	dits	20	and the contract of the first	Carrier and Carrier and Carrier	

\*T- Theory, TT- Theory with Tutorial, TL- Theory with Laboratory- Theory with Project, TLP- Theory with Laboratory and Project, L-Laboratory, LT- Laboratory with Theory, LP-Laboratory with Project

#### Approved By

2.00 12/01/2024	Maraleman	Jaluano Turet	W.
Chairperson BoS	Member Secretary/ Academic Council	Dean-Academics	Chairperson, Academic Council & Principal
Dr.R.S.Sabeenian	Dr.R.Shivakumar	Dr.J.Akilandeswari	Dr.S.R.R.Senthil Kumar

Dr.R.S.SABEENIAN, ME. 03A, Ph.D., PETS, Professor and Head of Department Electronics and Communication Engineerin SONA COLLEGE OF TECHNOLOGY, Salem -636 005. Tamilnadu, India.

Copy to:-HOD/ ECE, Second Semester ME VLSI Students and Staff, COE

#### Sona College of Technology, Salem (An Autonomous Institution)

Courses of Study for M.E/M.Tech. Semester I under Regulations 2023 (CBCS)

Branch: VLSI Design

S.No	Course Code	Course Title	L	Т	P	J	C	Category	Total Contact Hours	Course Type
	Theory Course	S								
1.	P23MAT101B	Graph Theory and Combinatorics	3	0	0	0	3	FC	45	Т
2.	P23VLD101	Advanced Digital System Design	3	1	0	0	4	PC	60	ТТ
3.	P23VLD102	CMOS Digital VLSI Design	3	0	0	0	3	PC	45	Т
4.	P23VLD103	Solid State Device Modeling and Simulation	3	0	0	0	3	PC	45	Т
5.	P23VLD104	VLSI Signal Processing	3	0	0	0	3	PC	45	Т
6.	P23GE101	Research Methodology and IPR	3	0	0	0	3	PC	45	Т
7.	P23GE702	Audit Course: Stress Management by Yoga	2	0	0	0	0	AC	30	Т
	Practical Cour	ses								
8.	P23VLD105	VLSI Design Laboratory	0	0	2	0	1	PC	30	L
			Total	Cred	lits		20			

Approved By

Chairperson, ECE BoS

Dr.R.S.Sabeenian

Member Secretary,

**Academic Council** 

Dr.R.Shivakumar

Dr.J.Akilandeswari

Chairperson, Academic Council & Principal Dr.S.R.R.Senthil Kumar

Dr. R.S. SABEENIAN, M.E., MBA., Ph.D., FIETL **Professor and Head of Department Electronics and Communication Engineering**, SONA COLLEGE OF TECHNOLOGY, Salem-636 005. Tamilnadu, India.

Copy to:-

HOD/ ECE, First Semester M.E.(VLSI Design) Students and Staff, COE

		TANO TO	/ VLSI DESIGN							
SEMESTER - I				L	T	P	J	C		
P23MAT101B	GRA	APH THEORY A	AND COMBINATO	RICS 3	0	0	0	3		
Course Outcome	s			*						
t the end of the	course, the stu	dent will be able to	)	- 3		7				
CO1: apply t	he counting pri	inciples to the real	world problems.							
	he homogeneous ting functions.	us and nonhomogo	eneous recurrence rel	ations by the meth	od of	subst	itutio	n an		
		and minimal span	ning tree of a weight	ed graph through a	lgorit	hms.				
	e matching and	connectivity of a	graph.							
CO5: apply the concepts of planarity and coloring of a graph in a network problem.										
re-requisites:	2		187.00	× 1						
<ul><li>Basics of</li><li>Basics of</li></ul>	elementary alge	bra		of geometry of discrete mathema	atics					
COs		cates the strength o	PO, PSO Mapping of correlation) 3-Strong, Os) and Programme Sp							
P	01	PO2	PO3	PO4			PO5			
CO1 :	3	3	2	3			3			
002	3	3	2	3			3			
CO3 :	3	3	2	3			3			
CO4 :	3	3	2	3			3			
005	3	3	2	3			3			
		Course asse	ssment methods [The	ory]						
	v	Direct			Indir	ect				
CIE test I (10) (TIE test II (10) (TIE test III (10	Theory)	Total CIE: Semester E marks	40 marks nd Examination: 60	Cour	rse end	l surve	ey			
nit 01 COMI	BINATORICS	}					9 Ho	urs		
nd combination	ns with constr		ermutations and com  – enumeration of p  nd exclusion.							
it 02 RECU	RRENCE RE	LATIONS				T	9 Ho	urs		

BoS Date: 08, 07, 2023

#### **GRAPH THEORY** 9 Hours Unit 03 Fundamental concepts of graph - paths - cycles - trails - vertex degrees and counting - trees and distance shortest path algorithm (Dijkstra's & Warshall's algorithm) - spanning trees - optimization and trees (Prim's & Kruskal's algorithm). MATCHING AND CONNECTIVITY Matching and coverings - optimal assignment problem - travelling salesman problem - vertex and edge connectivity - network flow problems. 9 Hours Unit 05 COLORING AND PLANAR GRAPHS Vertex coloring - edge coloring - chromatic polynomial - color critical graphs - planar graphs - duality -Euler's formula - characterization of planar graphs - parameters of planarity. **Total Hours: 45 Hrs** Theory: 45 Hrs Tutorial: -**Practical:** Project:-TEXT BOOK: 1. D. B. West, "Introduction to Graph Theory", Pearson Publishers, 2<sup>nd</sup> Edition, 2017. REFERENCE BOOKS: 1. N. Deo, "Graph Theory with Applications to Engineering and Computer Science", Dover Publishers, 1<sup>st</sup> Edition, 2016. 2. J. L. Mott, A. Kandel and T. P. Baker, "Discrete mathematics for Computer Scientists and Mathematics", Brady Publishers, 2<sup>nd</sup> Edition, 1985. 3. R. J. Wilson, "Introduction to Graph Theory", Pearson Publishers, 4th Edition, 2009. R. Balakrishnan and K. Ranganathan, "A Textbook of Graph Theory", Springer Publishers, 2nd Edition, 2012. 5. V. K. Balakrishnan, "Graph Theory", Mc Graw Hill Publishers, 1st Edition, 2004. ASSOCIATE PROFESSOR & HEAD Dr. M.RENUGA, DEPARTMENT OF MATHEMATICS, Professor & Head. SONA COLLEGE OF TECHNOLOGY, Department of Humanities & Languages SALEM-636 005, Tamilnadu. Ph: 0427-4099999. Sona College of Technology, SALEM - 636 005. HoD / Mathematics BoS - Chairperson / Science and Humanities

~~~				~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~		L	T	P	J	C
P23\	VLD101	AD	VANCE	D DIGITAL SY	STEM DESIGN	3	1	0	0	4
Course O	utcomes									
At the end	d of the cours	e, the st	udent wil	l be able to						
CO1:	Design and	analyze t	he synch	ronous sequential	circuits.					
CO2:	Analyze syn	chronou	s sequent	ial circuits using	ASM.					
CO3:	Design and	analyze a	asynchror	ous sequential ci	rcuits.					
CO4:	Design sync	hronous	sequentia	al circuit using pr	ogrammable devices.					
CO5:	Synthesize of	ligital cir	cuit usin	g Verilog HDL.						
	1.								_	
Pre-requi	site:			CO/PO	Mapping				-	
	(3	3/2/1 ind	icates the		lation) 3-Strong, 2-Mo	edium, 1	-Weak			
COs	s			Pro	ogram Outcomes (POs	)		5	, , , , , , , , , , , , , , , , , , ,	
Tari	* FL	PO1	11375	PO2	PO3	P	04		PO5	
COI		1		1	1		3		3	
CO2	2	1		1	2		3		3	
CO3	3	2		1	2		3		3	
CO4	1	2		1	2		3		3	,
COS	5	2		1	2		3	100	3	
				Course Assess	sment methods				12	
			Dir	ect		- 1		Indire	et	
CIE test I	(10)		Assign	ment / Problem-s	olving / Seminar (10)					
CIE test II				CIE: 40 marks	*	n 141	Cou	irse end	survey	
CIE test I	II (10)		Semes	ter End Examina	tion: 60 marks					

#### Unit 01: SYNCHRONOUS SEQUENTIAL CIRCUIT DESIGN 12 Hours

Structure and Operation of Clocked Synchronous Sequential Networks – Analysis of Clocked Synchronous Sequential Circuits – Modeling of Clocked Synchronous Sequential Network Behavior – Serial Binary Adder Using Mealy and Moore Networks – Sequence Recognizer – State Table Reduction – State Assignment – Design of Clocked Synchronous Sequential Circuits.

4.8.2023

Version 1.0 Programme: M.E (VD)

PG Regulations- 2023

Dr.R.S. SABEENIAN, M.E., M.B.A., Ph.D. Professor and Head of Department, Electronics and Communication Engg.
SONA COLLEGE OF TECHNOLOGY SALEM-636 005. Tamil Nadu Indi



#### Unit 02: SYNCHRONOUS SEQUENTIAL CIRCUIT DESIGN USING ASM

12 Hours

Algorithmic State Machine - ASM Charts - ASM Blocks - Sequence Recognition Using ASM Charts - State Assignments - ASM Transition Tables - ASM Excitation Tables - ASM Realization Using Discrete Gates -Multiplexers – Design of Iterative Circuits.

#### Unit 03: ASYNCHRONOUS SEQUENTIAL CIRCUIT DESIGN

12 Hours

Structure and Operation of Asynchronous Sequential Networks - Analysis of Asynchronous Sequential Circuit -Races and Hazards in Asynchronous Sequential Networks - Primitive Flow Table - Reduction of Input Restricted Flow Tables - Flow Table Reduction - State Assignment Problem and the Transition Table - Design of Asynchronous Sequential Circuits.

#### Unit 04: SYNCHRONOUS DESIGN USING PROGRAMMABLE DEVICES

12 Hours

Programming logic device families – PLAs – PROMs – Designing a synchronous sequential circuit using PLA/PAL Realization of finite state machine using PLD - CPLD - FPGA - Xilinx FPGA - Xilinx 4000 - Altera MAX 5000 and 7000 - Altera MAX 9000.

#### Unit 05: SYSTEM DESIGN USING VERILOG

12 Hours

Hardware Modelling with Verilog HDL - Logic System, Data Types and Operators For Modelling in Verilog HDL -Behavioural Descriptions in Verilog HDL – HDL Based Synthesis – Synthesis of Finite State Machines– Structural modeling - Compilation and Simulation of Verilog code -Test bench - Realization of combinational and sequential circuits using Verilog - Registers - counters - Sequential machine - Serial adder - Multiplier - Divider - Design of simple microprocessor.

Theory: 45 Hrs	Tutorial: 15Hrs	Practical: 0	Project: 0	Total Hours: 60 Hrs
THEOLY: TO THIS	i decorrante i decorrante	I I MCCICALIO	110 000	A O CEEL AAO CAAO CO AAA O

#### REFERENCES

- Donald G. Givone, "Digital principles and Design", Tata McGraw Hill, 2017.
- 2. J. Bhasker, "A Verilog HDL Primer", BS Publications, 3rd edition, 2023.
- 3. William I. Fletcher, "An Engineering Approach to Digital Design", Prentice Hall India, 2009.
- Charles H. Roth Jr., "Fundamentals of Logic design", Thomson Learning, 2005.
- 5. Nripendra N. Biswas, "Logic Design Theory", Prentice Hall of India, 2005.

Professor and Head of Department Electronics and Communication Engineering SONA COLLEGE OF TECHNOLO (株) Salem - 636 005. Tamilnadu, India

PG Regulations- 2023

Programme: M.E (VD)

P231	VLD102		MOS DICITAL VI SI DI	SICN	L	T	P	J	(
1 23 (	V LD102		MOS DIGITAL VESI DI	SIGN	3	0	0	0	
Course O	utcomes			ε					
At the end	d of the cou	rse, the stud	lent will be able to						
CO1:	Illustrate	the VLSI des	sign and fabrication process	ses of MOSFETs.	§		2		
CO2:	Describe a	and evaluate	the MOSFET operations a	nd modeling of M	OSFETS.				
CO3:	Analyze a	ind evaluate	the static and switching cha	racteristics of CN	MOS invert	ers.			
CO4:	Design co	mbinational	and sequential logic circuit	s using CMOS p	rinciples				
CO5:	Analyze t	radeoffs of tl	he various circuit choices for	or each of the bui	lding block				
Pre-requi	site:								-
		*							
		(3/2/1 indic				-Weak			
COs	8	DO 1				~ 4	I	DO 5	
CO1		1	2	1		3		3	
CO2	2	1	2	2		3		3	
CO3	3	1	2	3		3		3	
CO4	1	1	2	3		3		3	
CO5	5	1	2	3		3		3	
i i			Course Assessm	ent methods					
		CMOS DIGITAL VLSI DESIGN  3 0 0 0  Domes  The course, the student will be able to lustrate the VLSI design and fabrication processes of MOSFETs.  escribe and evaluate the MOSFET operations and modeling of MOSFETS.  nalyze and evaluate the static and switching characteristics of CMOS inverters.  esign combinational and sequential logic circuits using CMOS principles  nalyze tradeoffs of the various circuit choices for each of the building block.  CO/PO Mapping  (3/2/1 indicates the strength of correlation) 3-Strong, 2-Medium, 1-Weak  Program Outcomes (POs)  PO1 PO2 PO3 PO4 PO5  1 2 1 3 3 3  1 2 2 2 3 3 3  1 1 2 3 3 3  1 1 2 3 3 3  Course Assessment methods  Direct Indirect  Assignment / Problem-solving / Seminar (10)							
CIE test I			Assignment / Problem-so Total CIE: 40 marks	lving / Seminar (	(10)	Cou	rse end s	survey	

Unit 01: INTRODUCTION AND	FABRICATION OF MOSFETS		9 Hours
CIE test III (10)	Semester End Examination: 60 marks		
CIE test II (10)	Total CIE: 40 marks	Course	e ena survey

Overview of VLSI Design Methodologies – VLSI Design Flow – Design Hierarchy – Concepts of Regularity, Modularity and Locality – VLSI Design Styles – Design Quality – Packaging Technology – Fabrication Process Flow Basic Steps – The CMOS n-Well Process – Layout Design Rules – Full-Custom Mask Layout Design.

200148/20

Dr.R.S.SABEENIAN, M.E.,MBA.,Ph.D.,FIETE, Professor and Head of Department Electronics and Communication Engineering SONA COLLEGE OF TECHNOLOGY, Salem -636 005. Tamilnadu, India

4.8.2023

Version I.0

Programme: M.E (VD)

PG Regulations- 2023

#### Unit 02: MOS TRANSISTORS AND IT'S MODELING USING SPICE

9 Hours

The MOS Structure – The MOS System under External Bias – Structure and Operation of MOS Transistor – Current-Voltage Characteristics – Scaling and Small - Geometry Effects – Capacitances – Basic Concepts of Modeling of MOS – The LEVEL 1 Model Equations – The LEVEL 2 Model Equations – The LEVEL 3 Model Equations – State-of-the-Art MOSFET Models – Capacitance Models – Comparison of the SPICE MOSFET Models.

#### Unit 03: MOS INVERTERS AND CHARACTERISTICS

9 Hours

Static Characteristics of Resistive Load Inverter – Inverters with n-Type MOSFET Load – CMOS Inverter – Introduction of Switching Characteristics – Delay Time – Determination of delay Times – Inverter Design with Delay Constraints – Estimation of Interconnect Parasitic – Calculation of Interconnect Delay – Switching power Dissipation of CMOS inverters.

#### Unit 04: COMBINATIONAL AND SEQUENTIAL CMOS LOGIC CIRCUITS

9 Hours

MOS Logic Circuits with Depletion nMOS Loads – CMOS Logic Circuits – Complex Logic Circuits – Transmission Gates – Behavior of Bistable Elements – CMOS SR Latch Circuit – Clocked Latch and Flip – Flop Circuits –D-Latch and Edge-Triggered Flip-Flop.

#### Unit 05: ARITHMETIC BUILDING BLOCKS AND MEMORY ARCHITECTURES

9 Hours

Data path circuits, Architectures for Adders, Accumulators, Multipliers, Barrel Shifters, Speed and Area Tradeoffs, Memory Architectures, and Memory control circuits.

rs: 45 Hrs	Total Ho	Project: 0	Practical: 0	Tutorial: 0	Theory: 45 Hrs	
	A Ottal Axo	Troject. o	i iacticai.	i utoriani o	Theory. 45 this	

REF	ERENCES
1.	Anantha P. Chandrakasan, Borivoje Nikolic, and Jan M. Rabaey, "Digital Integrated Circuits: A Design Perspective", Pearson Education, 2003.
2.	Sung-Mo Kang and Yusuf Leblebici, "CMOS Digital Integrated Circuits - Analysis and Design", McGraw Hill Education (India) Pvt. Ltd., 3rd Edition, 2019
3.	Bhaskar J., "A Verilog HDL Primer", B. S. Publications, 2nd Edition, 2018.
4.	Neil H.E. Weste and Kamran Eshraghian, "Principles of CMOS VLSI Design - A System Perspective", Pearson Education ASIA, 2nd Edition, 2010
5.	R. Jacob Baker, "CMOS circuit design, Layout, and Simulation", John Wiley and Sons, 2012.

Buil

4.8.2023

2001

Dr.R.S. SABEENIAN, M.E., M.B. Approgramme: M.E (VD)

paax	71 D102	SOL	ID STATE DEVICE M	ODELING AND	L	T	P	J	C		
P231	/LD103		SIMULATIO	N	3	0	0	0	3		
Course C	utcomes			¥	1	L	1	1	1		
At the en	d of the co	urse, the st	udent will be able to								
CO1:	Analyze	the concep	ts and procedural flow th	nat are used to constr	uct the	complic	ated de	vice mo	odels		
CO2:	Analyze	the design	challenges involved in de	evice models.			8 "				
CO3:	Analyze the noise models of MOSFET.										
CO4:	Analyze	the EKV ar	nd BSIM4 MOSFET mod	els.							
CO5:	Analyze	the modelin	ng of passive devices and	d process variation			e				
Pre-requi	site:			2				9			
	5	(3/2/1 indicate)	CO/PO ates the strength of corre	Mapping lation) 3-Strong, 2-M	ledium,	1-Weak					
COs			Pro	gram Outcomes (POs	3)						
		PO1	PO2	PO3	PO	)4		PO5			
COI	8	2	1	2		3		3			
CO2		2	1	2		3		3			
CO3		2	1	2	85 05	3		3			
CO4		2	1	2		3		3			
CO5		2	1	2	3	3		3			
			Course Assess	ment methods							
			Direct				Indire	et			
CIE test I CIE test II CIE test I	(10)		Assignment / Problem- Total CIE: <b>40 marks</b> Semester End Examina	*	Course end survey						

#### Unit 01: MOSFET DEVICE PHYSICS

9 Hours

Introduction to solids, Bonding forces and energy bands in solid semiconductors, MOS capacitor - Interface Charge, threshold voltage, MOS Capacitance, MOS Charge control model, MOS Operation and characteristics. MOSFET fabrication process.

Dr.R.S. SABEENIAN, M.E., M.B.A., Ph.D.
Professor and Head of Department,
Electronics and Communication Engg.

SONA COLLEGE OF TECHNOLOGY SALEM-636 005. Tamil Nadu Indi

4.8.2023

Version I.0

Programme: M.E(VD)

PG Regulations-2023

#### Unit 02: MOSFET MODELING

9 Hours

Basic MOSFET Modeling-Meyer model, velocity saturation model, capacitance model, Basic small signal model. Advanced MOSFET Modeling- modeling approach, High field effects, short channel effects, Gate leakage and effective oxide thickness, Unified MOSFET C–V Model- Unified Meyer C–V model, Ward-Dutton model, Non-quasi-static modeling.

#### **Unit 03: NOISE MODELING**

9 Hours

Noise sources in MOSFET, Flicker noise modeling, Thermal noise modeling, modeling for accurate distortion analysis-nonlinearities in CMOS devices and modeling, calculation of distortion in analog CMOS circuit.

#### Unit 04: BSIM4 MOSFET MODELING

9 Hours

Gate dielectric model, Enhanced model for effective DC and AC channel length and width, Threshold voltage model, Channel charge model, Mobility model, Source/drain resistance model, I-V model, gate tunneling current model, substrate current models, Capacitance models, High speed model, RF model, Noise model, Junction diode models, Layout-dependent parasitics model. The EKV model.

#### Unit 05: MODELING OF PASSIVE DEVICES AND PROCESS VARIATION

9 Hours

Introduction – Resistors – Well Resistor – Metal Resistor – Diffused Resistor – Poly Resistor – Capacitors – Poly-Poly Capacitors – Metal-Insulator-Metal Capacitors – MOSFET Capacitors – Junction Capacitors – Inductors – The Influence of Process Variation and Device Mismatch.

Theory: 45 Hrs	Tutorial: 0	Practical: 0	Project: 0	Total Hours: 45 Hrs	
THEOLY: 45 IIIS	Lutoriai: v	rractical: 0	Project: 0	Total Hours: 45 Hrs	

REF	ERENCES
1.	TrondYtterdal, Yuhua Cheng and Tor A. Fjeldly, "Device Modeling for Analog and RF CMOS Circuit Design", John Wiley &1 edition, 2008.
2.	Grasser, T., "Advanced Device Modeling and Simulation", World Scientific Publishing Company, 2008.
3.	Ben G. Streetman, "Solid State Devices", Prentice Hall, 2015.
4.	Carlos Galup-Montoro, Marco Cherem Schneider, "MOSFET Modeling for Circuit Analysis and Design", World Scientific Publishing Co. Pte. Ltd., 2007.
5.	Rudan, Massimo, "Physics of Semiconductor Devices", Springer International Publishing, 2017.

Dr.R.S. SABEENIAN, M.E., M.B.A., Ph.D.
Professor and Head of Department,
Electronics and Communication Engg.
SONA COLLEGE OF TECHNOLOGY
3ALEM-636 005. Tamil Nadu. Indi

	P23	VLD104	VLSI SIGNAL PROCESSING	L	T	P	J	С
At the end of the course, the student will be able to  CO1: Discuss about the introduction of DSP systems, pipelining and parallel processing.  CO2: Analyze the different techniques of retiming, folding and unfolding  CO3: Explain the different algorithms used for fast convolution, pipelining, parallel and processing of IIR filters  CO4: Design the different types of multipliers and CSD Representation of VLSI systems.  CO5: Discuss about the synchronous and asynchronous pipelining and need for low power VLSI  Pre-requisite:  CO/PO Mapping			VESI SIGNAL PROCESSING	3	0	0	0	3
CO1: Discuss about the introduction of DSP systems, pipelining and parallel processing.  CO2: Analyze the different techniques of retiming, folding and unfolding  CO3: Explain the different algorithms used for fast convolution, pipelining, parallel and processing of IIR filters  CO4: Design the different types of multipliers and CSD Representation of VLSI systems.  CO5: Discuss about the synchronous and asynchronous pipelining and need for low power VLSI  Pre-requisite:  CO/PO Mapping	Course C	utcomes		1			1	
CO2: Analyze the different techniques of retiming, folding and unfolding  CO3: Explain the different algorithms used for fast convolution, pipelining, parallel and processing of IIR filters  CO4: Design the different types of multipliers and CSD Representation of VLSI systems.  CO5: Discuss about the synchronous and asynchronous pipelining and need for low power VLSI  Pre-requisite:  CO/PO Mapping	At the en	d of the course	e, the student will be able to					
CO3: Explain the different algorithms used for fast convolution, pipelining, parallel and processing of IIR filters  CO4: Design the different types of multipliers and CSD Representation of VLSI systems.  CO5: Discuss about the synchronous and asynchronous pipelining and need for low power VLSI  Pre-requisite:  CO/PO Mapping	CO1:	Discuss abo	ut the introduction of DSP systems, pipelining and para	allel process	sing.			
CO4: Design the different types of multipliers and CSD Representation of VLSI systems.  CO5: Discuss about the synchronous and asynchronous pipelining and need for low power VLSI  Pre-requisite:  CO/PO Mapping	CO2:	Analyze the	different techniques of retiming, folding and unfolding	3				
CO5: Discuss about the synchronous and asynchronous pipelining and need for low power VLSI  Pre-requisite:  CO/PO Mapping	CO3:	Explain the	different algorithms used for fast convolution, pipelining	ng, parallel	and proc	essing o	f IIR fil	lters
Pre-requisite:  CO/PO Mapping	CO4:	Design the c	lifferent types of multipliers and CSD Representation of	of VLSI sys	tems.			7/
CO/PO Mapping	CO5:	Discuss abo	ut the synchronous and asynchronous pipelining and no	eed for low	power V	LSI	Ž.	
	Pre-requ	isite:				24.072444.0000.000.000	=	2
(3/2/1 indicates the strength of correlation) 3-Strong, 2-Medium, 1-Weak								1
	)	(		Medium, 1	-Weak		i i	

COs	Programme Outcomes (POs)									
	PO1	PO2	PO3	PO4	PO5					
CO1	3	1	3	3	3					
CO2	1	1	3	3	3					
CO3	1	1	3	3	3					
CO4	3	1	3	3	3					
CO5	1	1	3	3	3					

# Course Assessment methods Direct Indirect CIE test I (10) Assignment / Problem-solving / Seminar (10) CIE test II (10) Total CIE: 40 marks CIE test III (10) Semester End Examination: 60 marks Course end survey

# Unit 01: INTRODUCTION TO DSP SYSTEMS 9 Hours

Introduction to DSP Systems – Typical DSP Algorithms – Iteration Bound – Data Flow Graph Representations – Loop Bound and Iteration Bound – Algorithms for Computing Iteration Bound – Pipelining and Parallel Processing – Pipelining of FIR Digital Filters – Parallel Processing – Pipelining and Parallel Processing for Low Power

4.8.2023

Version I.0

Programme: M.E (VD)

PG Regulations- 2023



Dr.R.S. SABEENIAN, M.E., M.B.A., Ph.D. Professor and Head of Department, Electronics and Communication Engg. SONA COLLEGE OF TECHNOLOGY SALEM-636 005. Tamil Nadu Indi

#### Unit 02: RETIMING, FOLDING AND UNFOLDING

9 Hours

Retiming – Definitions and Properties – Retiming Techniques – Unfolding – Properties of Unfolding – Applications – Sampling Period Reduction - Parallel Processing -Folding - Folding Transformation - Register Minimizing Techniques – Register Minimization in Folded Architectures.

#### Unit 03: FAST CONVOLUTION

9 Hours

Fast Convolution - Cook-Toom Algorithm - Iterated Convolution - Cyclic Convolution - Pipelined and Parallel Recursive and Adaptive Filters - Pipeline Interleaving in Digital Filters - Pipelining in First Order IIR Filters -Parallel Processing for IIR Filters - Combined Pipelining and Parallel Processing for IIR Filters - Pipelined Adaptive Digital Filters - Relaxed Look-Ahead - Pipelined LMS Adaptive Filter.

#### Unit 04: BIT-LEVEL ARITHMETIC ARCHITECTURES

9 Hours

Bit-Level Arithmetic Architectures - Parallel Multipliers - Baugh-Wooley Multipliers - Interleaved Floor - Plan and Bit-Plane - Based Digital Filters - Design of Lyon's Bit-Serial Multipliers using Horner's Rule - Bit Serial FIR Filter -CSD Representation - CSD Multiplication using Horner's Rule for Precision Improvement - Distributed Arithmetic

#### Unit 05: SYNCHRONOUS, WAVE AND ASYNCHRONOUS PIPELINING

9 Hours

Synchronous - Wave and Asynchronous Pipelining - Synchronous Pipelining and Clocking Styles - Clock Skew and Clock Distribution in Bit-Level Pipelined VLSI Designs - Wave Pipelining - Asynchronous Pipelining - Programming Digital Signal Processors – General Architecture with Important Features.

Theory: 45 Hrs	Tutorial: 0	Practical: 0	Project: 0	Total Hours: 45 Hrs
			~	2000131 12 1113

REF	FERENCES
1.	Keshab K. Parhi, "VLSI Digital Signal Processing systems, Design and implementation", Wiley, Inter Science, 1999.
2.	Mohammed Isamail and Terri Fiez, "Analog VLSI Signal and Information Processing", Mc Graw-Hill, 1994.
3.	S.Y.kung, H.J.White house, T. Kailath," VLSI and Modern Signal Processing", Prentice hall,
4.	R.G. Lyons, Understanding Digital Signal Processing, Pearson Education, 2004

218/20 Dr.R.S.SABEENIAN, M.E., MBA., Ph.D., FIETE, **Professor and Head of Department Electronics and Communication Engineering** SONA COLLEGE OF TECHNOLOGY, Salem -636 005. Tamilnadu, India:

4.8.2023

Version I.0

Programme: M.E (VD) CONTRACTOR SET OF SUBSECT AND By the Pool Born Looking

PG Regulations- 2023

P23VLD105		THE CYNDRAL AND	SI DESIGN LABORATORY				J	(	
V							VLSI DESIGN LABO	0	1
Course O	utcomes	1							
At the en	d of the cours	e, the stude	nt will be able to						
CO1:	Design and	analysis of t	he digital systems usin	ng Verilog HDL				87	
CO2:	Implement	the digital s	ystem design in the FP	GA Board and analy	se the sam	e for per	formand	ce	
CO3:	Design the	NMOS, and	CMOS Logic circuits	and analyse the cha	racteristics	of the sa	ame		
Pre-requi	isite:								
			CO/PO	Mapping			3.57		
	(2	3/2/1 indicat	tes the strength of corre	elation) 3-Strong, 2-	Medium, 1	-Weak			
COs			Pro	ogram Outcomes (PC	(s)				e fi
i i		PO1	PO2	PO3	P		PO5	4	
CO1		2		3		3		3	
						•	*		
CO2		2		3		3		3	
CO2		2 2		3		3		3	
			Course Asses						
			Course Asses	3			Indire	3	

#### List of Experiments

(5)

Quiz 2

- 1. Design of NMOS and CMOS Inverters DC and transient characteristics and switching times
- 2. Design of CMOS logic gate circuits
  - i) Static Logic
  - ii) Dynamic Logic
  - iii) Domino Logic
- 3. Design of combinational circuits using Verilog and implement in FPGA.
  - i) Multiplexer and De-Multiplexer
  - ii) Encoder and Decoder
  - iii) Comparator
- 4. Design of sequential circuits using Verilog and implement in FPGA
  - i) Shift Registers
  - ii) Counters
- 5. Design and implementation of ALU using FPGA and Verilog HDL

4.8.2023

Version I.0

Programme: M.E (VD)

PG Regulations- 2023

Dr.R.S. SABEENIAN, M.E., M.B.A., Ph.D. Professor and Head of Department, Electronics and Communication Engg.
SONA COLLEGE OF TECHNOLOGY
SALEM-636 005. Tamil Nadu Indi

- 6. Design of FIR filters CORDIC using FPGA and Verilog HDL
- 7. Design and implementation of floating-point multiplier
- Design and implementation of Stepper Motor using FPGA 8.
- Design and implementation of traffic controller using FPGA

Theory: 0	Tutorial: 0	Practical: 30 Hrs	Project: 0	Total Hours: 30 Hrs
J			~ ~ ~ J ~ ~ ~ ~ ~	A 0 0000 A 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Dr.R.S.SABEENIAN, M.E., MBA., Ph.D., FIETE, **Professor and Head of Department Electronics and Communication Engineering** SONA COLLEGE OF TECHNOLOGY, Salem - 636 005. Tamilnadu, India.

THE COLLECT OF PECHADIONS 1. C. C. W. A. S. G. S. Comp. Co.

#### **COURSE OUTCOMES:**

At the end of the course, the student will be able to

- 1. Review the literature of the research problem
- 2. Choose appropriate data collection and sampling method according to the research problem.
- 3. Interpret the results of research and communicate effectively with their peers
- 4. Explain the Importance of intellectual property rights
- 5. Evaluate trade mark, develop and register patents.

CONT. And a		es the strength of		, 2-Medium, 1-Weak pecific Outcomes (PS	Os)
COs	PO1	PO2	PO3	PO4	PO5
CO1	2	3	3	3	3
ÇQ2	2	3	3	3	3
CO3	2	3	3	3	3
CO4	2	3	3	3	3
CO5	3	3	3	3	3

#### Course Assessment methods

	Direct				
CIE test I (10) (Theory) CIE test II (10) (Theory) CIE test III (10) (Theory)	Assignment / Problem –Solving /Seminar (10) Total CIE: 40 Marks Semester End Examination: 60 Marks	Course end survey			

#### UNIT I INTRODUCTION TO RESEARCH METHODS

9

Definition and Objective of Research, Various steps in Scientific Research, Types of Research, Criteria for Good Research, Defining Research Problem, Research Design, Case Study Collection of Primary and Secondary Data, Collection Methods: Observation, Interview, Questionnaires, Schedules,

#### UNIT II SAMPLING DESIGN AND HYPOTHESIS TESTING

9

steps in Sampling Design, Types of Sample Designs, Measurements and Scaling Techniques -Testing of hypotheses concerning means (one mean and difference between two means -one tailed and two tailed tests), concerning variance — one tailed Chi-square test.

#### UNIT II INTERPRETATION AND REPORT WRITING

Q

Techniques of Interpretation, Precaution in Interpretation, Layout of Research Report, Types of Reports, Oral Presentation, Mechanics of Writing Research Report

#### UNIT IV INTRODUCTION TO INTELLECTUAL PROPERTY

9

Introduction, types of intellectual property, international organizations, agencies and treaties, importance of intellectual property rights, Innovations and Inventions trade related intellectual property rights.

4.8.2023

Dr.S.PADMA, M.E., Ph.D.,
Professor and Head,
Department of EEE,
Sona College of Technology
Salem-636 005. Tamil Nadii.

PG Regulations - 2023

Purpose and function of trade marks, acquisition of trade mark rights, trade mark registration processes, trademark claims —trademark Litigations- International trademark law Fundamental of copy right law, originality of material, rights of reproduction, rights to perform the work publicly, copy right ownership issues, copy right registration, notice of copy right, international copy right law. Law of patents: Foundation of patent law, patent searching process, ownership rights and transfer

Lecture: 45, Tutorial: 0, Total: 45 Hours

#### **TEXT BOOKS**

- C.R. Kothari, Gaurav Garg, Research Methodology Methods and Techniques An Edition, New Age International Publishers, 2019.
- 2. Deborah E. Bouchoux, "Intellectual Property: The Law of Trademarks, Copyrights, Patents, and Trade Secrets", Delmar Cengage Learning, 4" Edition, 2012.
- 3. Prabuddha Ganguli, "Intellectual Property Rights: Unleashing the Knowledge Economy", Tata Mc Graw Hill Education, 1" Edition, 2008.

#### REFERENCE BOOKS

- Panneerselvam, R., Research Methodology, Second Edition, Prentice-Hall of India, New Delhi, 2013
- 2. Ranjith Kumar, Research Methodology A step by step Guide for Begineers, 4" edition, Sage publisher, 2014.
- D Llewelyn & T Aplin W Cornish, "Intellectual Property: Patents, Copyright, Trade Marks and Allied Rights", Sweet and Maxwell, 1" Edition, 2016.
- 4. Ananth Padmanabhan, "Intellectual Property Rights-Infringement and Remedies", Lexis Nexis, 1" Edition, 2012.
- Ramakrishna B and Anil Kumar H.S, "Fundamentals of Intellectual Property Rights: For Students, Industrialist and Patent Lawyers", Notion Press, 1" Edition, 2017.
- 6. M.Ashok Kumar and Mohd. Iqbal Ali :"Intellectual Property Rights" Serials Pub

Dr.S.PADMA, M.E., Ph.D.,

Professor and Head, Department of EEE,

Sona College of Technology Salem-636 005. Tamil Nadu.

D13/	CE702	Strong 1	Managament by Vaga	L	Т	P	J	С
P23GE702 Str		Siressi	Management by Yoga	0	0 0 0 0			
Course O	Outcomes							
At the en	d of the cour	se, the student wi	ll be able to			*		
CO1:	Develop ph	ysical and mental	health thus improving social he	ealth				
CO2:	Increase im	munity power of the	he body and prevent diseases					90
CO3:	Accelerate	memory power	8					
CO4:	Achieve the	e set goal with con	fidence and determination					
CO5:	Improve sta	ability of mind, ple	asing personality and work wit	h awake	ned wisd	om		
-	-	C	Course Assessment methods				,	
		Direc	t			Indire	ct	
CIE test I	(30)		Total CIE: 100 marks					
CIE test I			Semester End Examination: N	JII.	Cou	rse end	survey	,
CIE test I	. ,		Seriester End Examination: 1	1111				
Unit 01:						6	Hours	5
Yoga-Intro	oduction - A	stanga Yoga- 8 par	ts-Yam and Niyam etc Do's a	nd Don't	s in life-l	1		
			anayam Yoga- Nadi suthi, Pra					
Asana- Y								
	ation of breath	ing techniques and it	ts effects-Practice and kapalapathy	practice				
	ation of breath	ing techniques and it	is effects-Practice and kapalapathy	y practice	•	6	Hours	S
Regulariza Unit 02: Neuromus	cular breathin	g exercise and Prac	ctice- Magarasa Yoga, 14 points	Acupre	ssure tec	hniques	and pra	actice-
Regulariza Unit 02: Neuromus Body relax	cular breathin	g exercise and Prace and its benefits- Ra	ctice- Magarasa Yoga, 14 points aja Yoga- 1.Agna –explanation ar	Acupre	ssure tec	hniques	and pra	actice-
Regulariza Unit 02: Neuromus Body relax Yoga- 2. S	cular breathin	g exercise and Prace and its benefits- Ra	ctice- Magarasa Yoga, 14 points	Acupre	ssure tec	hniques tion of P	and pra ituitary	actice- - Raja
Regulariza Unit 02: Neuromus Body relax Yoga- 2. S Unit 03:	cular breathin xation practice Santhi Yoga-Pr	g exercise and Prace and its benefits- Ra actice-Balancing of	ctice- Magarasa Yoga, 14 points aja Yoga- 1.Agna –explanation ar physical and mental power.	Acupre ad practic	ssure tec e- Activa	hniques tion of P	and pra ituitary Hours	actice- - Raja
Regulariza Unit 02:  Neuromus Body relax Yoga- 2. S Unit 03: Raja Yog	cular breathin kation practice Santhi Yoga-Pr ga- 3. Sagasra	g exercise and Practice-Balancing of thara yoga -practi	ctice- Magarasa Yoga, 14 points aja Yoga- 1.Agna –explanation ar physical and mental power. ce- Activation of dormant brai	Acupre nd practic	ssure tec e- Activa	hniques tion of P	and pra ituitary Hours	actice- - Raja - - - - - - - - - - - - - - - - - -
Regulariza Unit 02: Neuromus Body relax Yoga- 2. S Unit 03: Raja Yog –practice-	cular breathin kation practice Santhi Yoga-Pr ga- 3. Sagasra	g exercise and Practice-Balancing of thara yoga -practi	ctice- Magarasa Yoga, 14 points aja Yoga- 1.Agna –explanation ar physical and mental power.	Acupre nd practic	ssure tec e- Activa	hniques tion of P	and pra ituitary Hours	actice- - Raja - - - - - - - - - - - - - - - - - -
Regulariza Unit 02: Neuromus Body relax Yoga- 2. S Unit 03: Raja Yog -practice- benefits	cular breathin kation practice Santhi Yoga-Pr ga- 3. Sagasra	g exercise and Practice-Balancing of thara yoga -practi	ctice- Magarasa Yoga, 14 points aja Yoga- 1.Agna –explanation ar physical and mental power. ce- Activation of dormant brai	Acupre nd practic	ssure tec e- Activa	hniques tion of P 6 a-theory xplanati	and praituitary  Hours  Kaya on-Pra	Raja Raja kalpa ctice-
Regulariza Unit 02: Neuromus Body relax Yoga- 2. S Unit 03: Raja Yog -practice- benefits Unit 04:	cular breathin xation practice Santhi Yoga-Pr ga- 3. Sagasra -Yogic exerci	g exercise and Practice-Balancing of thara yoga –practice to improve phy	ctice- Magarasa Yoga, 14 points aja Yoga- 1. Agna – explanation ar physical and mental power.  ce- Activation of dormant brains and mental health and president and presid	Acupre nd practic	ssure tec e- Activa (ayakalpa sanas -e	hniques tion of P 6 a-theory xplanati	and pra ituitary Hours Kaya on-Pra	ctice- Raja kalpa ctice-
Regulariza Unit 02: Neuromus Body relax Yoga- 2. S Unit 03: Raja Yog –practice- benefits Unit 04: Sun nam	cular breathin xation practice Santhi Yoga-Pr ga- 3. Sagasra -Yogic exerci	g exercise and Practice-Balancing of thara yoga –practice to improve phyposes-explanation	ctice- Magarasa Yoga, 14 points aja Yoga- 1.Agna –explanation ar physical and mental power.  ce- Activation of dormant brai rsical and mental health and pr and practice-Yoga –Asana	Acupre de practice n cells-Kractice-A	ssure tece e- Activa (ayakalpa sanas -e	hniques tion of P 6 a-theory xplanati	Hours Kaya on-Pra Hours Chakra	kalpa ctice-
Regulariza Unit 02: Neuromus Body relax Yoga- 2. S Unit 03: Raja Yog -practice- benefits Unit 04: Sun nan viruchasa	cular breathin kation practice Santhi Yoga-Pr ga- 3. Sagasra -Yogic exerci maskar- 12 na etc-Stress	g exercise and Practice and its benefits- Ratactice-Balancing of thara yoga –practicise to improve phyposes-explanation management with	ctice- Magarasa Yoga, 14 points aja Yoga- 1.Agna –explanation ar physical and mental power.  ce- Activation of dormant brai vsical and mental health and pr  and practice-Yoga –Asana Yoga-Role of women and Yo	Acupre nd practic n cells-K ractice-A a-Padma	ssure tece e- Activa (ayakalpa sanas -e sana, va lity, non	hniques tion of P 6 a-theory xplanati ajrasana violence	Hours - Kaya on-Pra - Hours - Hours - Hours - Hours - Hours	kalpa ctice- kasana, anity,
Regulariza Unit 02: Neuromus Body relax Yoga- 2. S Unit 03: Raja Yog -practice benefits Unit 04: Sun nan viruchasa Self- con	cular breathin kation practice Santhi Yoga-Praga- 3. Sagasra-Yogic exercionaskar- 12 na etc-Stress atrol- Food a	g exercise and Practice and its benefits- Ratactice-Balancing of thara yoga –practicise to improve phyposes-explanation management with and yoga Aware of	ctice- Magarasa Yoga, 14 points aja Yoga- 1.Agna – explanation ar physical and mental power.  ce- Activation of dormant brai rsical and mental health and pr  and practice-Yoga – Asana Yoga-Role of women and Yo of self-destructive habits Avo	Acupre nd practic n cells-K ractice-A a-Padma aga Equa id fault	ssure tece e- Activa (ayakalpa sanas -e sana, va lity, non	hniques tion of P 6 a-theory xplanati ajrasana violence	Hours - Kaya on-Pra - Hours - Hours - Hours - Hours - Hours	kalpa ctice- kalpa ctice- sana,
Regulariza Unit 02: Neuromus Body relax Yoga- 2. S Unit 03: Raja Yog -practice- benefits Unit 04: Sun nan viruchasa Self- con Practice)-	cular breathin kation practice Santhi Yoga-Praga- 3. Sagasra-Yogic exercionaskar- 12 na etc-Stress atrol- Food a	g exercise and Practice and its benefits- Ratactice-Balancing of thara yoga –practicise to improve phyposes-explanation management with and yoga Aware of	ctice- Magarasa Yoga, 14 points aja Yoga- 1.Agna –explanation ar physical and mental power.  ce- Activation of dormant brai vsical and mental health and pr  and practice-Yoga –Asana Yoga-Role of women and Yo	Acupre nd practic n cells-K ractice-A a-Padma aga Equa id fault	ssure tece e- Activa (ayakalpa sanas -e sana, va lity, non	hniques tion of P 6 a-theory xplanati ajrasana violence (thoug	Hours Hours Hours Hours Hours Hours Hours	kalpa kalpa ctice- asana, anity,
Regulariza Unit 02: Neuromus Body relax Yoga- 2. S Unit 03: Raja Yog -practice- benefits Unit 04: Sun nan viruchasa Self- con Practice)- Unit 05:	cular breathin kation practice Santhi Yoga-Practice Santhi Yoga-Practice Santhi Yoga-Practice Santhi Yogic exercitanskar- 12 na etc-Stress etrol- Food a Yoga Free fractice Santa Sa	g exercise and Practice and its benefits- Ratactice-Balancing of thara yoga –practicise to improve phyposes-explanation management with and yoga Aware com ANGER (Neut	ctice- Magarasa Yoga, 14 points aja Yoga- 1. Agna – explanation ar physical and mental power.  ce- Activation of dormant brait vsical and mental health and provided and practice-Yoga — Asana Yoga-Role of women and Yoga-Role of self-destructive habits Avoralization of anger)& practice	Acupre nd practic n cells-K ractice-A a-Padma aga Equa id fault	ssure tece e- Activa (ayakalpa sanas -e sana, va lity, non thinking	hniques tion of P 6 a-theory xplanati ajrasana violence (thoug	Hours - Kaya on-Pra - Hours - Chakra - Hours - Hours - Hours - Hours - Hours	kalpa ctice- sasana, anity, lysis-
Regulariza Unit 02: Neuromus Body relax Yoga- 2. S Unit 03: Raja Yog -practice- benefits Unit 04: Sun nan viruchasa Self- con Practice)- Unit 05: Moralisat	cular breathin xation practice Santhi Yoga-Practice Santhi Yoga-Practice Santhi Yoga-Practice Santhi Yogic exercitanskar- 12 maskar- 12 ma etc-Stress strol- Food a Yoga Free froition of Desire	g exercise and Practice and its benefits- Ratactice-Balancing of thara yoga –practicise to improve phy poses-explanation management with and yoga Aware com ANGER (Neut & practice- Punct	ctice- Magarasa Yoga, 14 points aja Yoga- 1. Agna – explanation are physical and mental power.  ce- Activation of dormant brains is and mental health and present and practice-Yoga — Asana Yoga-Role of women and Yoga-Role of women and Yoga- self-destructive habits Avorralization of anger)& practice mality-Love-Kindness-Compas	Acupre nd practicent cells-Kractice-Aractice-Aractice Equation Equation Erac	sanas –e sana, vality, non- thinking	hniques tion of P  6  6  6  7  7  8  8  8  8  8  8  8  8  8  9  1  1  1  1  1  1  1  1  1  1  1  1	Hours Hours Hours Hours Hours Hours Hours Hours	kalpa ctice- sasana, anity, lysis-
Regulariza Unit 02: Neuromus Body relax Yoga- 2. S Unit 03: Raja Yog –practice- benefits Unit 04: Sun nan viruchasa Self- con Practice) Unit 05: Moralisat Personalit	cular breathin xation practice Santhi Yoga-Practice Santhi Yoga-Practice Santhi Yoga-Practice Santhi Yoga Santhi Yogic exercite santhi Yogic exercite santhi Yoga Free fraction of Desire ty development	g exercise and Practice and its benefits- Ratactice-Balancing of thara yoga –practicise to improve phy poses-explanation management with and yoga Aware com ANGER (Neutlett, positive thinki	ctice- Magarasa Yoga, 14 points aja Yoga- 1. Agna – explanation arphysical and mental power.  ce- Activation of dormant brains and practice-Yoga – Asana Yoga-Role of women and Yoga-Role of women and Yoga- self-destructive habits Avorralization of anger)& practice unality-Love-Kindness-Compas ng-Good characters to lead a	Acupre nd practicent cells-Kractice-Aractice-Aractice Equa id fault	sanas –e sana, vility, non thinking	hniques tion of P  6 a-theory xplanati ajrasana violence (thoug of worrio clear	Hours	kalpa ctice- sana, anity, lysis- ctice -
Regulariza Unit 02: Neuromus Body relax Yoga- 2. S Unit 03: Raja Yog -practice- benefits Unit 04: Sun nan viruchasa Self- con Practice)- Unit 05: Moralisat Personalit mind- Bei	cular breathin xation practice Santhi Yoga-Programma. Sagasra-Yogic exercionaskar- 12 ma etc-Stress atrol- Food a Yoga Free from of Desire ty developments of bless	g exercise and Practice and its benefits- Ratactice-Balancing of thara yoga —practicise to improve phy poses-explanation management with and yoga Aware com ANGER (Neut & practice- Punct ent, positive thinkingsing- Five- fold cu	ctice- Magarasa Yoga, 14 points aja Yoga- 1. Agna – explanation are physical and mental power.  ce- Activation of dormant brains is and mental health and present and practice-Yoga — Asana Yoga-Role of women and Yoga-Role of women and Yoga- self-destructive habits Avorralization of anger)& practice mality-Love-Kindness-Compas	Acupre nd practic n cells-K ractice-A a-Padma nga Equa nid fault sion Erac moral lifga Practi	sanas –e sana, vility, non thinking	hniques tion of P  6 a-theory xplanati ajrasana violence (thoug of worrio clear	Hours	kalpa ctice- sasana, anity, lysis- ctice -
Regulariza Unit 02: Neuromus Body relax Yoga- 2. S Unit 03: Raja Yog -practice- benefits Unit 04: Sun nan viruchasa Self- con Practice)- Unit 05: Moralisat Personalit mind- Bet Devotion	cular breathin xation practice Santhi Yoga-Programma. Sagasra-Yogic exercionaskar- 12 ma etc-Stress atrol- Food a Yoga Free from of Desire ty developments of bless	g exercise and Practice and its benefits- Ratactice-Balancing of thara yoga —practicise to improve phy poses-explanation management with and yoga Aware com ANGER (Neut & practice- Punct ent, positive thinkingsing- Five- fold cu	ctice- Magarasa Yoga, 14 points aja Yoga- 1. Agna – explanation arphysical and mental power.  ce- Activation of dormant brait visical and mental health and provided and practice-Yoga — Asana Yoga-Role of women and Your self-destructive habits Avoralization of anger)& practice uality-Love-Kindness-Compas ng-Good characters to lead a alture — explanation- Karma Yoga	Acupre nd practic n cells-K ractice-A a-Padma nga Equa nid fault sion Erac moral lift ga Practiness.	sanas –e sana, vility, non thinking	hniques tion of P  6 a-theory xplanati ajrasana violence (thoug of worrio clear	Hours	kalpa ctice- sana, anity, lysis- ctice - lluted duty-
Regulariza Unit 02: Neuromus Body relax Yoga- 2. S Unit 03: Raja Yog –practice- benefits Unit 04: Sun nan viruchasa Self- con Practice)- Unit 05: Moralisat Personalit mind- Bet Devotion	cular breathin xation practice Santhi Yoga-Program as Sagasra - Yogic exercionaskar - 12 na etc-Stress atrol - Food a Yoga Free from of Desire ty developments of bless, self-reliance ry: 30 Hrs	g exercise and Practice and its benefits- Ratactice-Balancing of thara yoga –practicise to improve physics to improve physics explanation management with and yoga Aware com ANGER (Neutlessing- Five- fold cure, confidence,	ctice- Magarasa Yoga, 14 points aja Yoga- 1. Agna – explanation arphysical and mental power.  ce- Activation of dormant brains and practice-Yoga – Asama Yoga-Role of women and Yoga-Role of women and Yoga- self-destructive habits Avorralization of anger)& practice unality-Love-Kindness-Compas ng-Good characters to lead a liture – explanation- Karma Yoga- centration, truthfulness, cleanling to the contraction of the contraction o	Acupre nd practic n cells-K ractice-A a-Padma nga Equa nid fault sion Erac moral lift ga Practiness.	sanas –e sana, vility, non thinking	hniques tion of P  6 a-theory xplanati ajrasana violence (thoug of worrio clear etha- Se	Hours	kalpa ctice- sana, anity, lysis- ctice - lluted duty-
Regulariza Unit 02: Neuromus Body relax Yoga- 2. S Unit 03: Raja Yog -practice benefits Unit 04: Sun nan viruchasa Self- con Practice)- Unit 05: Moralisat Personalit mind- Bei Devotion Theo REFERE	cular breathin xation practice Santhi Yoga-Programmaskar- 12 maskar- 12 ma etc-Stress atrol- Food a Yoga Free from of Desire ty developments of bless, self-reliance ry: 30 Hrs	g exercise and Practice and its benefits- Ratactice-Balancing of thara yoga –practicise to improve physics to improve physics explanation management with and yoga Aware com ANGER (Neutre & practice- Punctent, positive thinking sing- Five- fold cure, confidence, confiden	ctice- Magarasa Yoga, 14 points aja Yoga- 1. Agna – explanation arphysical and mental power.  ce- Activation of dormant brains and practice-Yoga – Asama Yoga-Role of women and Yoga-Role of women and Yoga- self-destructive habits Avorralization of anger)& practice unality-Love-Kindness-Compas ng-Good characters to lead a liture – explanation- Karma Yoga- centration, truthfulness, cleanling to the contraction of the contraction o	Acupre nd practic n cells-K ractice-A a-Padma id fault sion Erac moral life ga Practiness.	sana, vality, non thinking	hniques tion of P  6 a-theory xplanati ajrasana violence (though of worring clear etha- Se	Hours	kalpa ctice- sana, anity, lysis- ctice - lluted duty-
Regulariza Unit 02: Neuromus Body relax Yoga- 2. S Unit 03: Raja Yog -practice- benefits Unit 04: Sun nan viruchasa Self- con Practice)- Unit 05: Moralisat Personalis mind- Bei Devotion Theo REFERE 1 'Y	cular breathin kation practice Santhi Yoga-Programmaskar- 12 maskar- 12 ma etc-Stress atrol- Food a Yoga Free from of Desire ty development of bless, self- reliance ry: 30 Hrs  NCES Togic Asanas	g exercise and Practice and its benefits- Ratactice-Balancing of thara yoga –practicise to improve physise t	ctice- Magarasa Yoga, 14 points aja Yoga- 1. Agna – explanation are physical and mental power.  ce- Activation of dormant brains is and practice-Yoga – Asana Yoga-Role of women and Yoga-Role of women and Yoga-Role of anger)& practice unality-Love-Kindness-Compassing-Good characters to lead a liture – explanation- Karma Yoga- Practical: Project	Acupre nd practic n cells-K ractice-A a-Padma id fault sion Erac moral lift ga Practiness.	saure tece e- Activa  Layakalpa sanas -e  sana, velity, non thinking  dication of the How to the Ho	hniques tion of P  6 a-theory xplanati ajrasana violence (though of worring clear etha- Se	Hours	kalpa ctice- sana, anity, lysis- ctice - lluted duty-

Dr. M.RENUGA, Professor & Head,

Department of Humanities & Languages, Sona College of Technology, SALEM - 636 000,

#### Sona College of Technology, Salem

#### (An Autonomous Institution)

## Courses of Study for M.E/M.Tech. Semester II under Regulations 2023 (CBCS) Branch: VLSI Design

S.No	Course Code	Course Title	L	Т	P	J	С	Category	Total Contact Hours	Course Type*
		Theor	y co	urse	es		Wc	20		
1.	P23VLD201	Low Power VLSI Design	2	0	0	2.	3	PC	60	TP
2.	P23VLD202	Embedded C++	3	0	0	0	3	PC	45	T
3.	P23VLD203	Design for Testability	2	0	0	2	3	PC	60	TP
4.	P23VLD504	Elective: CAD of VLSI Circuits	3	0	0	0	3	PC	45	T
5.	P23VLD505	Elective: Computer Architecture and Parallel processing	3	0	0	0	3	PC	45	Т
6.	P23VLD506	<b>Elective:</b> Image Analysis and Computer Vision	3	0	0	0	3	PC	45	T
7.	P23GE701	Audit Course – English for Research Paper Writing	2	0	0	0	0	AC	30	T
		Practic	al c	ours	es					
8.	P23VLD204	VLSI Design and Testing Laboratory	0	0	2	0	1	PC	30	L
9.	P23VLD205	Mini Project	0	0	0	2	1	PC	30	P
	4 2		To	otal	Cre	dits	20	and the contract of the first	Carrier and Carrier and Carrier	

\*T- Theory, TT- Theory with Tutorial, TL- Theory with Laboratory- Theory with Project, TLP- Theory with Laboratory and Project, L-Laboratory, LT- Laboratory with Theory, LP-Laboratory with Project

#### Approved By

2.00 12/01/2024	Maraleman	Jaluano Turet	W.
Chairperson BoS	Member Secretary/ Academic Council	Dean-Academics	Chairperson, Academic Council & Principal
Dr.R.S.Sabeenian	Dr.R.Shivakumar	Dr.J.Akilandeswari	Dr.S.R.R.Senthil Kumar

Dr.R.S.SABEENIAN, ME. 03A, Ph.D., PETS, Professor and Head of Department Electronics and Communication Engineerin SONA COLLEGE OF TECHNOLOGY, Salem -636 005. Tamilnadu, India.

Copy to:-HOD/ ECE, Second Semester ME VLSI Students and Staff, COE

the student will be able to t the sources of power consumover in CMOS at logic level at the sources and software design to the control of the	mption in CMOS and circuit level. for low power.	Mediur 'Os)			s POS	3
t the sources of power consumover in CMOS at logic level at the sources and software design to DI CMOS Devices.  GOS digital and analog circuit CO/PO Madicates the strength of correlations of the program of the Program of Program o	for low power.  Iapping ation) 3-Strong, 2- mme Outcomes (F	Mediur 'Os)	m, 1-We			
t the sources of power consumover in CMOS at logic level at the sources and software design to DI CMOS Devices.  GOS digital and analog circuit CO/PO Madicates the strength of correlations of the program of the Program of Program o	for low power.  Iapping ation) 3-Strong, 2- mme Outcomes (F	Mediur 'Os)	m, 1-We			
ower in CMOS at logic level and anthesis and software design of CMOS Devices.  GOS digital and analog circuit  CO/PO Madicates the strength of correlations of Correlations of CO/PO Madicates the Strength of CO/PO Madicates	for low power.  Iapping ation) 3-Strong, 2- mme Outcomes (F	Mediur 'Os)	m, 1-We			
CO/PO Madicates the strength of correlations of the Program O1 PO2	for low power.  s.  Iapping ation) 3-Strong, 2- mme Outcomes (F	Os)		eak	POS	
OI CMOS Devices.  IOS digital and analog circuit  CO/PO Madicates the strength of correlation of the Program of Program o	Iapping ation) 3-Strong, 2- mme Outcomes (F	Os)		eak	POS	II.
CO/PO Madicates the strength of correlations of Program	Iapping ation) 3-Strong, 2- mme Outcomes (F PO3	Os)		eak	POS	
CO/PO Madicates the strength of correlation Program	Iapping ation) 3-Strong, 2- mme Outcomes (F PO3	Os)		eak	POS	
Program O1 PO2	mme Outcomes (F	Os)		eak	POS	T T
Program O1 PO2	mme Outcomes (F	Os)		eak	POS	5
Program O1 PO2	mme Outcomes (F	Os)		eak	POS	<b>5</b>
Program O1 PO2	mme Outcomes (F	Os)		eak	POS	<b>K</b> 4
O1 PO2	PO3		PO4		POS	=
		]	PO4		PO	ς
2 1	2					
5. \$1. \$1. \$1. \$2. \$2. \$2. \$2. \$2. \$2. \$2. \$2. \$2. \$2			3		3	
2 1	2		3		3	
2 1	2		3		3	
2 1	2		3		3	
2 1	2		3		3	
Course Assessn	nent methods					
Direct				Indire	ect	
Assignment / Quiz/ Semina	r (10)					
Total CIE: 50 marks			Corr		1	_
Semester End Examination:	50 marks		Cou	rse end	survey	/
[SEE- Theory (25 marks), Pr	roject (25 marks)		<i>y</i>			
ATION IN CMOS					6 Hours	s
Power Dissipation - Designi	ng for Low power	- Phys	sics of l	Power 1	Dissipat	tion
- F	Course Assessm  Direct  Assignment / Quiz/ Semina  Total CIE: 50 marks  Semester End Examination:  [SEE- Theory (25 marks), Properties of Power Dissipation – Designing Power Dissipation in CMOS – Hieropeter Dissipation in CMOS – Hi	Course Assessment methods  Direct  Assignment / Quiz/ Seminar (10)  Total CIE: 50 marks Semester End Examination: 50 marks [SEE- Theory (25 marks), Project (25 marks)  PATION IN CMOS  Power Dissipation – Designing for Low power or Dissipation in CMOS – Hierarchy of Limits of	Course Assessment methods  Direct  Assignment / Quiz/ Seminar (10)  Total CIE: 50 marks Semester End Examination: 50 marks [SEE- Theory (25 marks), Project (25 marks)  PATION IN CMOS  Power Dissipation – Designing for Low power – Phyer Dissipation in CMOS – Hierarchy of Limits of Power	Course Assessment methods  Direct  Assignment / Quiz/ Seminar (10)  Total CIE: 50 marks Semester End Examination: 50 marks [SEE- Theory (25 marks), Project (25 marks)  PATION IN CMOS  Power Dissipation – Designing for Low power – Physics of Per Dissipation in CMOS – Hierarchy of Limits of Power – Further Courses (10)	Course Assessment methods  Direct Indirect  Assignment / Quiz/ Seminar (10)  Total CIE: 50 marks Semester End Examination: 50 marks [SEE- Theory (25 marks), Project (25 marks)  PATION IN CMOS  Power Dissipation – Designing for Low power – Physics of Power Per Dissipation in CMOS – Hierarchy of Limits of Power – Fundame	Course Assessment methods  Direct Indirect  Assignment / Quiz/ Seminar (10)  Total CIE: 50 marks Semester End Examination: 50 marks  [SEE- Theory (25 marks), Project (25 marks)

12.1.2024 Version I.0

Programme: M.E/M.Teel Semester II PG Regulations 2023

Dr. R.S. SABEENIAN, M.E., Ph.D., MBA., FIETE., FIE(I)., MIEEE., MISTE., MIUPRAI., Professor & Head of the Department, Department of Electronics and Communication Engineering, Sona College of Technology, Salem-636 005. Tamil Nadu.

#### **Unit 02: POWER ESTIMATION**

6 Hours

Power Estimation Using Input Vector Compaction – Power Dissipation in Domino CMOS – Circuit Reliability – Power Estimation at the Circuit Level – High Level Power Estimation – Information-Theory-Based Approaches – Estimation of Maximum power.

#### Unit 03: SYNTHESIS AND SOFTWARE DESIGN FOR LOW POWER

6 Hours

Behavioral Level Transforms – Logic Level Optimization for Low power – Circuit Level – Sources of Software Power Dissipation – Software Power Estimation – Software Power Optimizations – Automated Low-Power Code Generation – Co-design for Low Power.

#### Unit 04: SOI CMOS DEVICE

6 Hours

Introduction – Basic SOI Technology – Back Gate Bias Effects – Short Channel Effects – Narrow Channel Effects – Mobility – Floating Body Effects – Subthreshold Behavior – Impact Ionization – Breakdown – Transient-Induced Leakage – Self-Heating – Hot Carriers – Accumulation-Mode Devices.

#### Unit 05: SOI CMOS DIGITAL AND ANALOG CIRCUITS

6 Hours

Static and Dynamic Logic Circuits – DRAM – SRAM – CAM – Gate Array – CPU – Multiplier and DSP – Frequency Divider – SOI Op Amps – Filters – ADC and DAC – Sigma – Delta ADC – RF Circuits Sigma – Low Noise Amplifier – Mixer – Voltage Controlled Oscillator.

Project: 30 Hours

During the project work, each student focuses on fundamental skills, laying the groundwork for advanced projects that integrate theoretical knowledge with practical applications in the Low Power VLSI Design Additionally, they improve their problem-solving abilities and cultivate teamwork skills essential for collaborative project development.

T	heory: 30 Hrs	Tutorial:	Practical:	Project: 30 Hrs	Total Hours: 60 Hrs
REFE	RENCES				
1.	Roy K. and Prasa	nd S.C. "Low Power	r CMOS VLSI circ	uit design," Wiley,20	11.
2.	James B. Kuo, Sh inc 2008.	in chia Lin, "Low	voltage SOI CMO	S VLSI Devices and C	ircuits", John Wiley and sons,
3.	Dimitrios Soudri Kluwer,2010.	s, Chirstian Pigne	t, Costas Goutis, '	Designing CMOS Ci	rcuits for Low Power",
4.	Kuo J.B and Lou	J.H, "Low voltage (	CMOS VLSI Circu	its", Wiley 2017	

Dr. R.S. SABEENIAN, M.E., Ph.D.,
MBA., FIETE., FIE(I), MIEEE., MISTE., MIUPRAI.,
Professor & Head of the Department,
Department of Electronics and Communication Engineering,
Sona College of Technology,
Salem-636 005. Tamii Nadu.

P23VLI		T	EMBEDDED C++		L	T	P	J	C
			MIDEDDED C1		3	0	0	0	3
Course Out	comes							1 7 0 1	9-1
At the end	of the course, tl	he student w	ill be able to						
	xplain fundamen	ital programm	ing concepts, inc	cluding variables, co	ondition	al stater	nents, ar	nd loopi	ng
CO2: A	pply derived dat	a types and va	arious types of fu	nctions (procedure	s) to sol	ve progr	amming	proble	ms.
	emonstrate und iding.	erstanding of	how the class me	echanism supports	data end	capsulat	ion and i	nforma	tion
CO4: A	pply operator ov	erloading and	inheritance to a	ddress real-time pr	oblems	in progr	amming	<del></del>	1100
CO5: D	evelop application	on programs f	or diverse periph	erals and memory	devices.	*			
Pre-requisit	e:	· · · · · · · · · · · · · · · · · · ·	*	1 1 1 1	Les Sant	************			
					<del></del>	<del></del>		······································	<del>red andra y</del>
	(3/2/1 ind	licates the str	CO/PO Mength of correlate	lapping ation) 3-Strong, 2-	Mediur	n, 1-We	ak		
COs			Progra	mme Outcomes (I	POs)				
	PO	1	PO2	PO3	J	PO4		PO5	
CO1	2	and the state of t	1	1		2		3	
CO2	2		1	2		2		3	
CO3	2		1	2		2		3	
CO4	2		1	2		3		3	
CO5	3		3	3		3		3	.:
		(	Course Assessm	ent methods					LONG U.
		Direct					Indire	ct	
CIE test I (10) CIE test II (10	))	Total C	ment / Problem-se IE: <b>40 marks</b> ter End Examinat	olving / Seminar (1	0)	Cou	rse end	survey	
CIE test III (1			D C++					Hours	

12.1.2024 Version 1.0

Programme: M.E/M.Tech Semester II

PG Regulations 2023

Dr. R.S. SABEENIAN, M.E.,Ph.D.,
MBA.,FIETE.,FIE(I).,MIEEE.,MISTE.,MIUPRAI.,
Professor & Head of the Department,
Department of Electronics and Communication Engineering,
Sona College of Technology,
Salem-636,005. Tamil Nadu.



#### Unit 02: DERIVED DATA TYPES AND FUNCTIONS

9 Hours

Arrays - Structures - Unions - Type casting - Symbolic constants - Scope resolution operator - Functions: Function Prototyping - Function components - Passing parameters — Call by value - Call by reference - Inline function - Default arguments - Overloaded function- Introduction to friend function.

#### Unit 03: CLASSES AND OBJECTS

Wesley, 2022.

9 Hours

Class specification - Member function definition - Access qualifiers - Instance creation - Static data members and member functions - Array of objects - Objects as arguments - Returning objects — Constructors - Parameterized Constructors - Overloaded Constructors - Constructors with default arguments - Copy constructors — Destructors.

#### Unit 04: OPERATOR OVEROADLING AND INHERITANCE

9 Hours

Operator Overloading - Operator function — Overloading unary and binary operator — Inheritance Introduction — Types of Inheritance - Constructors in derived class - Abstract classes – Runtime polymorphisms - Array of pointers to base class - Virtual functions — Pure virtual functions — Virtual Destructors.

#### Unit 05: PROGRAMMING ON PHERIPHERALS AND MEMORY

9 Hours

I/O access - Indirect I/O access - software timer - ADC -Code ROM and Data RAM - Memory management - Composition - Case study: Development of Navigation systems - Development of protocol converter.

T	heory: 45 Hrs	Tutorial:	Practical:	Project:	Total Hours: 45 Hrs
REFE	RENCES	A 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3		3.4	
1.	Arkady Miasnikov	, "C++ for Embedd	ded System", Indepe	ndent Publishing, 6 <sup>t</sup>	<sup>h</sup> Edition, 2015.
2.	Igor Viarheichyk, robust and secure	'Embedded Progra embedded applicati	mming with Modern ons on Linux", Pack	C++ Cookbook: Protect Publishing; 1st Ed	ractical recipes to help you build ition, 2020
3.	E. Balaguruswamy 2015.	, "Object-Oriented	Programming with	C++", Tata McGra	w Hill, New Delhi, Sixth edition
4.	Jonathan W. Valva Cengage Learning	no,"Embedded Sys, third edition, 201	stems: Real-Time In 9	terfacing to ARM Co	ortex-M Microcontrollers",
5.	Andrew Koenig an	d Barbara E. Moo,	"Accelerated C++:	Practical Programm	ing by Example", Addison-

Dr. R.S. SABEENIAN, M.E., Ph.D.,
MBA., FIETE., FIE(I)., MIEEE., MISTE., MIUPRAI.,
MBA., FIETE., FIE(I)., MIEEE., MISTE., MIUPRAI.,
Professor & Head of the Department,
Professor & Head of the Department,
Professor & Head of the Department,
Professor & College of Technology,
Sona College of Technology,
Salem-636 005. Tamil Nadu.

Door	/I D202	LD203 DESIGN FOR TESTABILITY		L	T	P	J	C	
F25	/ LD203	DESI	GN FOR 1ESTA	DILITI	2	0	0	2	3
Course (	Outcomes					1.37%			
At the er	nd of the course	e, the student	will be able to				a ,		
CO1:	Describe testi	ng and fault	modeling.				-		
CO2:	Analyze the t	est pattern ge	eneration for the o	combinational ar	nd sequer	ntial Cir	cuits.		
CO3:	Analyze the t	ypes of scan l	pased testing.						
CO4:	Design testab	le digital circ	uits for various a	pplications.				11 . 15	
CO5:	Investigate se	lf-checking c	rcuits.	redeni mita maka da kalanda kalanda da kalanda					
Pre-requ	isite:	ž 2				7.1			
			CO/PO N	Mapping					
	(3/2/1	indicates the	strength of correl	ation) 3-Strong,	2-Mediu	m, 1-We	eak		
co			Progra	mme Outcomes	(POs)		100		
		PO1	PO2	PO3		PO4		PO5	
CO		2	. 1	2		3		3	
CO2	1	2	1	2		3		3	
COS		2	1	2		3		3	
CO4		2	1	2		3		3	eli-
COS		2	1	2		3		3	* *S.C.Y
			Course Assessi	nent methods		3.2.2.3.2.2.2.2.3			
		Dir	ect		55.2 × 7   Nº 105.		Indire	ect	Au de la companya de
CIE test l	(10) - Theory	Assignme	nt / Quiz/ Semina	ar (10)					
	I (10) - Theory					Con	rse end	Survey	
	II (10) – Theory		End Examination			Course end survey			
CIE test I	V(10) – Project	SEE- The	ory (25 marks), Pr	roject (25 marks)					

Unit 01: BASICS OF TESTING AND FAULT MODELING

6 Hours

Introduction to Testing - Faults in digital circuits - Modeling of faults - Logical Fault Models - Fault detection - Fault location - Fault dominance - Logic Simulation - Types of simulation - Delay models -Gate level Event-driven simulation.

12.1.2024 Version 1.0

Programme: M.E./M.Tech Semestra JI AN, M.P.P. Rogalations 2023
Dr. R.S. SAMEEE, MISTE, MUPRAL,

MBA., FIETE., FIE(I)., MIEEE., MISTE., MIUPRAL, Professor & Head of the Department, Department of Electronics and Communication Engineering, Sona College of Technology,

Salem-636 005. Tamil Nadu.



#### Unit 02: TEST GENERATION FOR COMBINATIONAL AND SEQUENTIAL CIRCUITS

6 Hours

Test generation for combinational logic circuits - Path sensitization method - Boolean Difference method -D algorithm - PODEM - Design of Testable combinational logic circuits - Reed Muller expansion technique - Three-level OR-AND-OR Design - Test generation for sequential circuits - Iterative models - State table verification - Testable design of sequential circuits.

#### Unit 03: SCAN BASED DESIGNS

6 Hours

Controllability - Observability - Ad-hoc design - Generic scan based design - Classical scan based design -Level sensitive scan design - Clocked hazard free latches - Design rules - Advantages of LSSD - System level DFT approaches - Partial scan - Boundary scan.

#### Unit 04: SELF TEST AND TEST ALGORITHMS

6 Hours

Test pattern generation for BIST - Exhaustive testing - Pesudorandom testing - Pseudo Exhaustive pattern generation - Circular BIST - BIST Architectures - Testable Memory Design - Test Algorithms - Test generation for Embedded RAMs.

#### Unit 05: FAULT DIAGNOSIS

Theory: 30 Hrs

6 Hours

30 Hours

Total Hours: 60 Hrs

Diagnosis: Logical Level Diagnosis - Fault Dictionary - Guided probe testing - Diagnosis by Unit Under test reduction - Fault Diagnosis for Combinational Circuits - System Level Diagnosis.

Self-checking design: Basic concepts - Application of Error detecting and error correcting codes - Multiple Bit errors - Checking circuits and parity check functions - Totally self-checking m/n code checkers - Totally self-checking Equality checkers.

Project:

Tutorial: --

During the project work, each student focuses on fundamental skills, laying the groundwork for advanced projects that integrate theoretical knowledge with practical applications in the Design for Testability domain. Additionally, they improve their problem-solving abilities and cultivate teamwork skills essential for collaborative project development.

Project: 30 Hrs

REFERENCES 1. A.L.Crouch, "Design Test for Digital IC's and Embedded Core Systems", Prentice Hall International, 2009. 2. P.K. Lala, "Digital Circuit Testing and Testability", Academic Press, 2002.

Practical: --

- 3. M. Abramovici, M.A. Breuer and A.D. Friedman, "Digital Systems and Testable Design", Jaico Publishing House, 2002.
- 4. M.L. Bushnell, V. D. Agrawal, "Essentials of Electronic Testing for Digital, Memory and Mixed Signal VLSI Circuits" Kluwer Academic Publishers, 2009.
- S. Mourad, and Y. Zorian, "Principles of Testing Electronic Systems", John Wiley & Sons, 2000.

Programme: M.E/M.Tech

Dr. R.S. SABEENPA Negaliza 3023 MBA.,FIETE.,FIE(I).,MIEEE.,MISTE.,MIUPRAI.,

Professor & Head of the Department, Department of Electronics and Communication Engineering, Sona College of Technology,

Salem-636 005. Tamil Nadu.

12.1.2024 Version I.0

P23V	/LD204	VLSI DESIG	GN AND TESTIN	G LABORATORY	L	T	P	J	С
7.7-		1 202 2 202		G LAID GRATT GRAT	0	0	2	0	1
Course C	Outcomes						2		
At the en	d of the cou	rse, the stude	nt will be able to						
CO1:	Design and	d simulate the	performance anal	ysis of source follow	ers, and	OP- A	MPs		
CO2:	Design and	l simulate test	and verification u	sing system Verilog			The Salara Salara Salara		And the lower of the
CO3:	Implement	ation of the re	al time application	n using FPGA	· · · · · · · · · · · · · · · · · · ·				
Pre-requ	isite:								
	(3/2	/1 indicates th		Mapping elation) 3-Strong, 2-N	⁄ledium,	1-Wea	<b>k</b>		
COs			Prog	ram Outcomes (POs	)		Lung San disembasi		and a gray at
		PO1	PO2	PO3	PC	)4	1	PO5	
CO1		2	1	3	3		1	2	a. Vec
CO2		2	1	3	3		<b>.</b>	2	
CO3		2	1	3	3		1	2	
				ment methods			Indire		
CIE test I	(20)		Direct RTPS (10)				indire	et .	
Quiz 1 CIE test I Quiz 2	(5)	Т	otal CIE: 60 mark	s nination: 40 marks		Cour	se end	survey	e
1. A D 2. D	esign and sin	nulate frequer nulate operati		to GDS II layout noise analysis of any formance parameter				os, Two	<b>.</b>
3. D	esign and im	plement FIR a	and IIR filters						
4. D	esign and im	plement LMS	adaptive filters		R.S. S	سر	- TE AT	V. M.E.	Ph.
5. V	erification of	combinationa	al circuits using sys	stem Verilog ${\mathscr J}$	R.S. S. A.FIETE.	ABE	ENIA	STE,MI	nent
6. V	erification of	sequential cir	cuits using system	Verilog Dr.	R.S. S. A.FIETE. Professor partment of Son	FIE(I).,N	d of the	Debar	Engin
7. In	nplementatio	n of Elevator	controller using Fl	PGA MB	professi	Electronics	and Com	ramil N	19 <b>q</b> ,
	•		3		in illampa	calle	30	Laum,	

12.1.2024 Version 1.0

Theory: 0

Practical: 30 Hrs

**Tutorial: 0** 

Project: 0

Total Hours: 30 Hrs

Door	III DE04	CADOLATO	CIDCIUTO	. L	T	P	J	C
P23	VLD504	CAD OF VLSI	CIRCUITS	3	0	0	0	3
Course (	Outcomes				1 10	•		
At the er	nd of the cours	e, the student will be able	e to					
CO1:	Analyze the	VLSI design methodologic	es and algorithmic g	raph theory	7.	- 0		
CO2:	Analyze and	illustrate layout design ru	iles, placement and	partitioning	3.			***************************************
CO3:	Design and a	nalyze floor planning and	routing concept.					
CO4:	Examine and	verify the various model	ing of simulation.					
CO5:	Analyze and	illustrate synthesis and so	heduling.					-
Pre-requ	isite:							
				ili ili ili ex				
		СО	/PO Mapping		de Lore (esta establishe)	4 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -		21.7
	(3/2/1	I indicates the strength of	correlation) 3-Stron	g, 2-Mediu	m, 1-We	ak	4714	
COs	Progra	mme Outcomes (POs)						
	PO1	PO2	PO3	PO4		PC	)5	
COI	2	1	1	2		3		
CO2	2	1	2	2		3		
CO3	2	1	2	2	A 200 A 200	3		
CO4	2	1	2	2		3		
CO5	2	1	2	2		3	- 1000	

Course Assessment methods							
Direct		Indirect					
CIE test I (10) CIE test II (10) CIE test III (10)	Assignment / Problem-solving / Seminar (10) Total CIE: 40 marks Semester End Examination: 60 marks	Course end survey					

Introduction to VLSI Design Methodologies – VLSI Design Automation Tools – Algorithmic Graph Theory and Computational Complexity – Tractable and Intractable Problems – General Purpose Methods for Combinatorial Optimization.

Programme: M.E/M.Tech

12.1.2024 Version 1.0

Semester II SABER Regulations 2023.,
Dr. R.S. SABER Regulations 2023.,
MBA., FIETE., FIE(I)., MIEEE., MISTE., MIUPRAL,
Professor & Head of the Department,
Professor & Head of the Department,
Department of Electronics and Communication Engineering,
Sona College of Technology,
Salem-636 005. Tamil Nadu.

#### Unit 02: PLACEMENT AND PARTITIONING

9 Hours

Layout Compaction – Design Rules - Problem Formulation – Algorithms for Constraint Graph Compaction – Placement And Partitioning – Circuit Representation – Wire length Estimation– Placement Algorithms – Partitioning.

#### Unit 03: FLOOR PLANNING AND ROUTING

9 Hours

Floor planning Concepts – Shape Functions and Floor Plan Sizing – Types of Local Routing Problems – Area Routing – Channel Routing – Global Routing – Algorithms for Global Routing.

#### Unit 04: SIMULATION AND VERIFICATION

9 Hours

VLSI Simulation - Gate-Level Modeling And Simulation - Switch-Level Modeling and Simulation - Combinational Logic Synthesis - Binary Decision Diagrams - Two Level Logic Synthesis.

#### Unit 05: HIGH LEVEL SYNTHESIS

9 Hours

Hardware Models for High Level Synthesis – Internal Representation of the Input Algorithm – Allocation-Assignment and Scheduling – Scheduling Algorithm – Assignment problem – High Level Transformations.

Theory: 45 Hrs	Tutorial:	Practical:	Project:	Total Hours: 45 Hrs
DEEEDENICEC		Sport at the sport of the		

#### REFERENCES

- 1. Sabih H. Gerez, "Algorithms for VLSI Design Automation", Second Edition, Wiley-India, 2017.
- 2. Naveed A. Sherwani, "Algorithms for VLSI Physical Design Automation", 3 rd Edition, Springer, 2017.
- 3. Drechsler, R., "Evolutionary Algorithms for VLSI CAD", Kluwer Academic publishers, Boston, 2010.
- 4. Hill, D., Shugard D., Fishburn J. and Keutzer K., "Algorithms and Techniques for VLSI Layout Synthesis", Kluwer Academic Publishers, Boston, 2011.

thi

Dr. R.S. SABEENIAN, M.E.,Ph.D.,
MBA.,FIETE.,FIE(I).,MIEEE.,MISTE.,MIUPRAI.,
Professor & Head of the Department,
Department of Electronics and Communication Engineering,
Sona College of Technology,
Sona College of Technology,
Salem-636 005. Tamil Nadu.

Door	T Dear	COMPL	TER ARCHITECT	URE AND	L	T	P	J	C
P23 V	LD505	PA	RALLEL PROCES	SING	3	0	0	0	3
Course C	Outcomes					<b></b>	L		
At the en	d of the cou	rse, the studer	nt will be able to						
CO1:	Analyze th	e advanced co	ncepts of parallel p	rocessing	Access on agreement access				
CO2:	Apply the	memory hierai	chy for multiproces	ssor system					£ ,-
CO3:	Analyze th	e design struct	ures of pipelined a	nd multiprocesse	or syster	ns			
CO4:	1	e system archi ce computers	tecture with paralle	el, vector and sca	alable ar	chitectu	re for b	ouilding	g higl
CO5:	Apply the	concept of para	allel processing in v	arious architectu	ıre				1
Pre-requ	isite:				Cornel arms existence		TOO SECULIARIES	Transfer Control Control	A service de la constante de l
			СО/РО М	and the second of the second of the second					
	(3/2	/1 indicates the	e strength of correla	tion) 3-Strong, 2	-Mediu	m, 1-We	eak	(TOTAL)	
co	s		Prograi	nme Outcomes (	(POs)		4.4		
		PO1	PO2	PO3		PO4		POS	5
CO1		1	1	2	1 4 ep 17	3		3	
CO2		1	1	2	10 10 10 10 10 10 10 10 10 10 10 10 10 1	3		3	41 - 12 - 12 - 12 - 12 - 12 - 12 - 12 -
		an ang paka daya da ili a a			d a sta				
COS	<b>Y</b>	1	1 1	2	27.15	3		3	
CO3		1	1 1	2		3		3	

		Indirect	
CIE test I (10) CIE test II (10) CIE test III (10)	Assignment / Problem-solving / Seminar (10) Total CIE: 40 marks Semester End Examination: 60 marks	Cou	rse end survey
Init 01: PARALLEL COM	PUTER MODELS		9 Hours

Multiprocessors and Multicomputers – Multivector and SIMD Computers – PRAM and VLSI Models – Conditions of Parallelism – Program Partitioning and Scheduling- Program Flow Mechanisms – Parallel Processing Applications – Speed Up Performance Law.

12.1.2024 Version 1.0

Programme: M.E/M.Tech Semester IE ENIARG M. 5.124160 2023

MBA.,FIETE.,FIE(I).,MIEEE.,MISTE.,MIUPRAI.,
Professor & Head of the Department,
Department of Electronics and Communication Engineering,
Sona College of Technology,
Salem-636 005. Tamil Nadu.



# Unit 02: PROCESSOR AND MEMORY ORGANIZATION 9 Hours Advanced Processor Technology – Superscalar and Vector Processors – Memory Hierarchy Technology – Virtual Memory Technology – Cache Memory Organization – Shared Memory Organization Unit 03: PIPELINE AND SUPER SCALAR TECHNIQUES 9 Hours Linear Pipeline Processors – Non Linear Pipeline Processors – Instruction Pipeline Design – Arithmetic

Linear Pipeline Processors – Non Linear Pipeline Processors – Instruction Pipeline Design – Arithmetic Design – Superscalar and Super Pipeline Design – Multiprocessor System Interconnects – Message Passing Mechanisms.

#### Unit 04: VECTOR, MULTI THREAD AND DATAFLOW ARCHITECTURE

9 Hours

Vector Processing Principle – Multi-Vector Multiprocessors – Compound Vector Processing- Principles of Multithreading – Fine Grain Multi-Computers – Scalable and Multithread Architectures – Dataflow and Hybrid Architectures.

#### Unit 05: SOFTWARE FOR PARALLEL PROCESSING

9 Hours

Parallel Programming Models – Parallel Languages and Compilers – Parallel Programming Environments Synchronization and Multiprocessing Modes – Message Passing Program Development – Mapping Programs onto Multi Computers – Multiprocessor UNIX Design Goals – MACH/OS Kernel Architecture – OSF/1 Architecture and Applications.

T	heory: 45 Hrs	Tutorial:	Practical:	Project:	Total Hours: 45 Hrs			
REFE	RENCES				2 2			
1,	1. Kai Hwang, "Advanced Computer Architecture", 3rd edition, TMH 2017.							
2.	2. DezsoSima, TerenceFountain, PeterKacsuk, "AdvancedComputerarchitecture – A design Space Approach", Pearson Education, 2003.							
3.	3. John P.Shen, "Modern processor design. Fundamentals of super scalar processors", Tata McGraw							
4,	Harry F. Jordan G	ita Alaghband, "	Fundamentals of pa	rallel Processing", I	Pearson Education, 2003			
and the same of th	N	A STATE OF THE PARTY OF THE PAR	The second secon	Commence of the Commence of th				

Richard Y.Kain, "Advanced computer architecture – A systems Design Approach", PHI, 2003

Dr. R.S. SABEENIAN, M.E., Ph.D.,
MEA., FIETE., FIE(I), MIEEE, MISTE, MIUPRAL,
Professor & Head of the Department,
Professor & Head of the Department of Electronics and Communication Engineering,
Department of Electronics and Communication Engineering,
Sona College of Technology,
Sona College of Technology,
Salem-636 005. Tamil Nadu.

D221	VLD506	IMACE AND	ALYSIS AND COMPUTER	VICION	L	T	P	J	C
F25	V LD500	IWAGE ANA	AL ISIS AND COMPUTER	VISION	3	0	0	0	3
Course (	Outcomes			-					
At the e	nd of the co	urse, the studer	nt will be able to		11 10 Page 1				
CO1:	Implement image enhancement algorithms.								
CO2:	Apply ima	Apply image transforms for different image applications.							
CO3:	Perform di	fferent segmentat	tion and restoration	13413	2-1 .		•		
CO4:	Implement	different compre	ession techniques	ee dan soo ee ee		<del></del>	<del> </del>	<del>(1,2-1-1-1-1)</del>	<del>nimero</del>
CO5:	Develop al	gorithms for com	puter vision problems						
Pre-requ	isite:	ea dinamento de la		7 7 FZ					
***************************************									
		Victoria de la companione	Control of the contro						
			CO/PO Mapping						
	(3/	2/1 indicates the	CO/PO Mapping e strength of correlation) 3-		-Mediui	n, 1-We	ak		
 CO		2/1 indicates the		Strong, 2		n, 1-We	ak		
CO		'2/1 indicates the	e strength of correlation) 3- Programme Ou	Strong, 2	POs)	n, 1-We	ak	PO5	5
co	es		e strength of correlation) 3- Programme Ou	Strong, 2	POs)		eak	PO5	<b>,</b>
e a Port Science de Lac	is I	PO1	Programme Ot PO2 P	Strong, 2 itcomes (	POs)	PO4	eak		<b>,</b>
CO	l 2	PO1 2	Programme Ou PO2 P 1	Strong, 2 atcomes ( O3	POs)	PO4 2	ak	3	5
CO2	ls	PO1 2 2	Programme Ou PO2 P 1 1 1	Strong, 2 atcomes ( O3 1	POs)	PO4 2 2	ak	3	•

	Course Assessment methods	*
	Direct	Indirect
CIE test I (10)  CIE test II (10)  CIE test II (10)  CIE test III (10)  Assignment / Problem-solving / Seminar (10)  Total CIE: 40 marks  Semester End Examination: 60 marks		Course end survey
Unit 01: IMAGE ENHANCEMENT		9 Hours
	ntals - Image sampling - Quantization - Spatial domain	

etching, Gray level slicing - Histogram equalization - Smoothing filters, Sharpening filters, Maximum filter, Minimum filter, Median filter.

12.1.2024 Version 1.0

Programme: M.E/M.Tech

PG Regulations 2023

2 22 12021 Dr. R.S. SAEEENIAN, M.E. Ph.D., MBA.FETE, F(E(), MEEE, MOTE, MUPRAL, Professor & Head of the Department,

Department of Electronics and Communication Engineering, Sona College of Technology, Salem -636 005. Tamil Nadu.

	ORMS			9 Hours
2D transforms - DFT - DC	CT - Walsh - Had	amard - Slant - H	aar - KLT - SVD -	Wavelet transform.
Unit 03: IMAGE RESTOR	ATION AND SEC	GMENTATION		9 Hours
Image restoration - degradatifiltering - Image segmentati				
Unit 04: IMAGE COMPRI	ESSION			9 Hours
Need for data compression	- Huffman - Arithn	netic coding - LZW	technique - Vector	Quantization - JPEG - MPEG
Unit 05: COMPUTER VISI	ION			9 Hours
recognition- zoning approac				ial Frequency method, character
Theory: 45 Hrs	Tutorial:	ge Analysis – Diab Practical:	etic Retinopathy – C	Glaucoma.  Total Hours: 45 Hrs
<u> </u>				
Theory: 45 Hrs REFERENCES	Tutorial:	Practical:	Project:	
Theory: 45 Hrs  REFERENCES  1. Rafael C.Gonzalex,	Tutorial: Richard E.Woods,	Practical: "Digital Image Pr	Project: ocessing, Pearson E	Total Hours: 45 Hrs  Education. Inc"., Forth Edition,
Theory: 45 Hrs  REFERENCES  1. Rafael C.Gonzalex, 2018. 2. Anil K.Jain, "Funda	Tutorial: Richard E. Woods, amentals of Digital v Hlavac and Roge	Practical: "Digital Image Processing" Image Processing	Project: ocessing, Pearson E ', Prentice Hall of Ir rocesing, Analysis a	Total Hours: 45 Hrs  Education. Inc"., Forth Edition,
Theory: 45 Hrs  REFERENCES  1. Rafael C.Gonzalex, 2018. 2. Anil K.Jain, "Funda 3. Milan Sonka, Vacla Brookes/Cole, Vikas	Tutorial:  Richard E. Woods,  umentals of Digital  v Hlavac and Roge s Publishing House	Practical: "Digital Image Processing" er Boyle, "Image Processing" e, 2 <sup>nd</sup> edition, 1999.	Project: ocessing, Pearson E ', Prentice Hall of Ir rocesing, Analysis a	Total Hours: 45 Hrs  Education. Inc"., Forth Edition,  adia, 2004.

Dr. R.S. SABEENIAN, M.E., Ph.D.,

NBA, FIETE., FIE(I), MIEEE, MISTE, MIUPRAI.,

Professor & Mead of the Department,

Professor & Mead of the Department of Electronics and Communication Engineering,

Sona College of Technology,

Sona College of Technology,

Salem-636,005. Tamil Nadu.

P23VLD205		MINI PROJE	o <b>r</b>	L	T	P	J	C	
		WINT I ROJE		0	0	0	2	1	
Course C	Outcomes			**********					
At the en	d of the cou	se, the st	ident will be able to						
CO1:	Identify the	the thrust areas in VLSI and related domains.							
CO2:	Formulate	Formulate the methodology in interdisciplinary mode.							
CO3:	Draft the m	ethodolog	gy and develop the pro	duct/algorithm rela	ated to VI	SI don	nain.		
Pre-requi	isite:								
			CO/PO	Mapping					
	(3/2)	1 indicate	s the strength of corre	lation) 3-Strong, 2	-Medium	1-Wea	k		
COs			Prog	ram Outcomes (PC	Os)				
		PO1	PO2	PO3	PC	04		PO5	
CO1		3	3	3		3		3	
CO2 3		3	3	3		3		3	
CO3 3		3	3		3		3		
			Course Assess	ment methods					
			Direct				Indire	ct	
Review-II (5) Review-III (20)		Total CIE: 40 mark	s nination: 60 marks		Course end survey				

This mini-project course provides students with an opportunity to apply the knowledge and skills acquired in the Master of Engineering (ME) program in VLSI Design to a practical design project. Through hands-on experience, students will gain proficiency in various aspects of VLSI design, including design methodologies, simulation, layout, and verification.

Theory: 0 Tutorial: 0	Practical: 0	Project: 30 Hrs	Total Hours: 30 Hrs
-----------------------	--------------	-----------------	---------------------

Dr.R.S.SABEENIAN, M.E.,MBA, Ph.D., FIETE, Professor and Head of Department Electronics and Communication Engineering SONA COLLEGE OF TECHNOLOGY, Salem-636 005. Tamilnadu, India.

P23GE701		English for	December Develop	7. •4•	L	Т	P	J	J C
		English for	English for Research Paper Writing				0	0	0
Course (	Outcomes								-
At the er		rse, the student wi							
CO1:			skills both for resea						
CO2:			ns as sub-headings		thesis				
CO3:	Write each section in a research paper and thesis coherently								
CO4:		Use language appropriately and proficiently for effective written communication							
CO5:	Exhibit professional proof-reading skills to make the writing error free								
		C	ourse Assessment	nethods			5		
		Direc	t				Indire	et .	
CIE test l			Total CIE: 100 man	ks					
CIE test l	, ,		Semester End Exa	mination: NIL		Cour	se end	survey	
nit 01:							6	Hours	
			ng up long sentences, avoiding redundancy			ess			
nit 02:							6	Hours	
Interpretin	ig research find	dings, understanding	and avoiding plagiar	sm, paraphrasin	g sectio	ons of a	paper/ a	bstract.	
nit 03:	<u> </u>						6	Hours	
Key skills	to frame a title	e, to draft an abstract	, to give an introduct	on					
nit 04:							6	Hours	
Skills requ	aired to organi	se review of literature	e, methods, results, di	scussion and co	nclusio	ns			
					-11/200-00-10-10-10-10-10-10-10-10-10-10-10-1			Hours	
nit 05:							(		ting
	appropriate phi	rases and key terms to	o make the writing ef	fective - proof-	eading	to ensur	e error-1	iee wii	·
Usage of	appropriate phi	rases and key terms to	o make the writing ef	Project:	reading		Hours		
Usage of	ory: 30 Hrs				reading				
Theorem 1. A	ory: 30 Hrs OOKS drian Wallwo	Tutorial:		Project:		Total	Hours	30 H	rs
Theo TEXT BO  1. A Lo	ory: 30 Hrs OOKS drian Wallwo	Tutorial: ork , English for Wr	Practical: riting Research Pape	Project:	ew You	Total	Hours	30 H	rs erg
Theo TEXT BO  1. A Lo 2. H	ory: 30 Hrs DOKS drian Wallwo ondon, 2011 ighman N , H	Tutorial: ork, English for Wr andbook of Writing	Practical: iting Research Paper	Project: ers, Springer No	ew You	Total rk Dord Highma	Hours recht H	30 H	rs erg
Theo TEXT BO  1. A Lo 2. H 3. D	ory: 30 Hrs DOKS drian Wallwoondon, 2011 ighman N, H ay R, How to	Tutorial: ork, English for Wr andbook of Writing Write and Publish	Practical: iting Research Paper g for the Mathemati a Scientific Paper,	Project: ers, Springer No cal Sciences, S Cambridge Uni	ew You IAM. I	Total rk Dord Highma Press,	Hours recht H n's boo 2006.	e 30 Hi leidelb	rs erg
Theo TEXT BO  1. A Lo 2. H 3. D	ory: 30 Hrs DOKS drian Wallwoondon, 2011 ighman N, H ay R, How to	Tutorial: ork, English for Wr andbook of Writing Write and Publish	Practical: iting Research Paper	Project: ers, Springer No cal Sciences, S Cambridge Uni	ew You IAM. I	Total rk Dord Highma Press,	Hours recht H n's boo 2006.	e 30 Hi leidelb	rs erg
Theo TEXT BO  1. A Lo 2. H 3. D 4. G	ory: 30 Hrs DOKS drian Wallwoondon, 2011 ighman N, H ay R, How to oldbort R, Wi	Tutorial: ork , English for Wr andbook of Writing Write and Publish riting for Science, Y	Practical: iting Research Paper g for the Mathemati a Scientific Paper,	Project: ers, Springer Notical Sciences, S Cambridge Unites, 2006. (avail	ew Yor IAM. I versity able on	Total  rk Dord  Highma  Press, 2  Google	recht Hours n's boo 2006.	e 30 Hi leidelb	rs erg

Dr. M.RENUGA,
Professor & Head,

Department of Humanities & Languages, Sona College of Technology,

SALEM - 61